the function is either unate or independent in any of the syndromeuntestable fan-out lines. Another way of achieving this same goal is by assigning desensitized values to those fan-out branches emanating from the syndrome-untestable fan-out line and backtracking to the input lines to find a consistent set of input values which will justify this configuration. This operation is similar to the consistency operation in the D-algorithm except that it works on desensitized values as opposed to sensitized ones. By repeating this process against other syndrome-untestable lines a maximally unate constraint is achieved. Thus, to conclude, the complexity of computing a maximally unate constraint is similar to the consistency operation in the D-algorithm, with the exception that it is performed on a very restricted number of lines.
Example 3: Consider the two-level circuit whose output function is F = XIX2X3 + XIX2X3 + X4X5 + X4X5 + X6X7 + X7X8 + X8X6 + X9X10-Procedure 2 yields the following step-wise partial results.
Step 1: The set of syndrome-untestable lines is (by using Results I and 2) T = IXI, X2, X3, X4, X5, X6, X7, X81.
Step 2: xi = 0, X4 = 0, X6 = 0 (maximally-unate constraint)
, X4, X5, X6, X7, X8} (marked syndrome-untestable lines covered by Fri).
Step 2 (Repeated): x2 = 0, X5 = 0, X7 = 0 (maximally-unate constraint) (marked "syndrome-untestable" lines covered by Fri and Fr2).
To conclude, this circuit can be tested with a complete syndrometest coverage in two constrained syndrome-test runs Xi = X4 =X6= 0 X2 = X5 = X7 = 0.
(1) (2) IV. SUMMARY AND CONCLUSIONS In this correspondence we showed a method of overcoming the problem of syndrome-testing circuits which are not syndrome-testable by the original definition. The penalty of extraI/O pins in producing a syndrome-testable design can be avoided if an increase in the syndrome-testing time is acceptable. The increase in the testing time is due to separate syndrome-test runs performed on residual portions of the circuit obtained after some of the input lines are attached to constant binary values. Since all the residual portions can be selected to be unate in the"syndrome-untestable" lines, the faults on these lines are detected when they are syndrome-tested.
The minimization of the number of syndrome-test runs necessary to cover all syndrome-untestable lines can be achieved by going through a prime-implicant-like covering procedure. A method of nearly-minimizing the number of syndrome-test runs, which is computationally feasible was described. In many cases the nearlyminimal situation is actually the minimum one.
Distributed Systems" JACK WORLTON
The above paper by Flynn and Hennessy' contains the following errors on page 1082.
1) It is asserted that "Kuck has empirically observed Sp = T1/(10 loglo TI)."
The logarithm in this expression should be log2, not logl0 (see [1] Therefore, a generalized form of the algebra is introduced with unassigned logic functions. Postulates and theorems of the algebra are given and the practical aspects of the algebra in switching theory are discussed.
The correspondence then deals with the practicality of the algebra in computer-aided design techniques.
INTRODUCTION
Switching theory is based on pure logic-an art that is intrinsic to mankind. Throughout history there have been numerous attempts at mathematical formulation of logic [1] , [2] . As the evolution of switching theory progressed, a more specialized algebra was needed. This need is reflected by the development of nonconventional logic devices such as the NOR'S, NAND's, INHIBITOR'S, EXCLUSIVE OR'S, and COINCIDENCE elements. Although each of these elements can be uniquely represented by a conventional Boolean expression, it is the author's opinion that a generalized algebra, which can represent each available logic element with an algebraic operator, would be most advantageous in designing circuits which use these elements. This advantage will hopefully become more apparent when computers are used to aid the design of logic networks.
Reduction techniques, such as the Karnaugh map and the tabular reduction techniques can be used to synthesize disjunctive, conjunctive, NAND, or NOR expressions [3] - [5] . A set of algebraic postulates and theorems using NAND and NOR operators was given in another presentation [6] .
Merging these concepts, a new algebra, which is presented in the author's dissertation [7] , is introduced and modified in the following section. Hopefully, the new algebra will enable in depth evaluation of various nonconventional operators commonly encountered in switching circuit theory. The reader is warned not to confuse the term "canonical operators" with the commonly used term "canonical forms" as no relationships exist between them. For example, the operators AND (.), OR (+), NAND (t), and NOR (;) are canonical operators, but INHIBITOR'S and EXCLUSIVE OR's are classified as noncanonical operators. In this correspondence the four canonical operators are represented by the four arbitary symbols 0, ¢, @, and 0. The noncanonical operators are represented by the symbols v and q. Also commonly used in Boolean algebra, the symbols =, zs, and ' are used to represent equivalence, nonequivalence, and complementation, respectively.
The algebra is defined by a set of postulates which is given in Table   I . Only assumptions made in the postulates can be made for the derivation of algebraic equations. To aid the user of the algebra perform mathematical manipulations, theorems have been developed. A set of theorems, which is considered important in switching theory is listed in Table II .
Unique Presentation
At this moment the reader should note that the presentation of the postulates and theorems has been made in a unique manner. Operators are inserted in front of each group of operands instead of in between. Thus, the following disjunctive expression Z = ABC + A'CD + C'D' is expressed as follows: 
(I)
This notation is not only necessary for the generalization of the algebra, but also provides a direct interpretation of the equations for implementing them using logic hardware, such as .(A, B, C) would mean an AND element, having three inputs A, B, and C.
In Tables I and lI Tables III and IV. Table III contains the valid  combinations of canonical operators; while Table IV shows valid combinations of noncanonical operators. Note that the entries in each row must be used in their entirety. For example, when "O" is replaced by the "+" symbol, "U"' must represent the logical constant "0" (see row 2 of Table III) . Thus, the distribution theorem of Table II [Theorem 4(a)], which is 0(@X, @(Y, Z)) = C(0(X, Y), t(X, Z)) (2) can be interpreted by substituting the combinations of operators listed in Table III 
